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ABSTRACT: 
In a self-Iesl environmenl signature analysis is used 10 compact 
!he test responses. In large circuils the tesl execution is divided 
illio a number of subuuks each producing a signalure in a self-
test register. Aliasing occurs, if a faulty response sequence leads 
to a correci signature in a signature register. Aliasing probabili-
ties for single signature registers are widely investigated. 
In this paper the effects of error masking in a multitude of signa-
ture registers lISt analysed. It is shown thai a self-lest can always 
be scheduled such Ihat evaluating signatures only al the end of 
the complete test execution is sufficient. A method is presented 
to compute !he probability that a f:tult leads 10 at [east one faulty 
signa lure in a sel of self-test registers. This method allows the 
computation of !he fault coverage with respect to the complete 
teSI execution. A minimal subset of all self·teSI registers can be 
selected, so that only the signatures of these self-test registers 
have to be evaluated and the fault coverage is almost not af-
fected. 
The benefits of Ihis approach arc a smaller number of self-test 
registers in the scan palh, a smaller number of signatures to be 
evaluated. a simplified test control unit, and hence a significant 
reduction of the hardware required for buill-in self-lest struc-
tures. 
Key words: Built-in self-test, error masking, fault coverage, 
signature analysis. 
I. INTRODUCTION 
With increasing circuit complexity, self·tes t using pseudo-
random or (pseudo-)exhaustive test pattems is receiving more 
and more auention and its importance is still growing due 10 its 
well-known advantages 1121 . One or more leSt pallem genera-
tors (TPGs), e.g. linear feedback shift registers (LFSRs), pro-
duce panem5 that are applied to the inpuls of Ihe cireuit under 
test (CUn. The test responses of the CUT are fed to a multiple 
irlput signature register (MISR) and compressed into a signature 
(see figure I). By comparing the signature obtained for 1he fault-
free circuit, it is decided if the tested circuit is faulty. However, 
even false test responses may result in the correct signature. 
This is caUed error masking or aliasing. 
fi.&w:;..l;. Generaltcst configuration (one test unit) 
Larger and more complicated circuits cannot be dealt with in this 
manner, but they can be made self·testable using multi-mode 
self-test registers (STRs) like the well-Imown BILBO (buill-in 
logic block observer [8]) or GURT (generator of untquiprob-
able random tests I 16J). [n the test mode 5TIts generate patterns 
or per£orm signature analysis. By an appropriate placement of 
these 5TRs the circuit is sulxlivided into segmentS that lISt com-
pletely bounded by STRs as in figure I. These segments are 
called ILSf units. Each test unit contains exactly one STR, thai is 
configured as an MISR when the segment is tested. and a set of 
5TR! that generate test patterns for all the inputs of this seg-
ment. A test unit can be tested independently from the reSI of the 
circuit Thus the test of the whole circuit (global rest) consists of 
processing all the test units. But up 10 now investigations of the 
aliasing probability in signature analysis only deal wilh a single 
signature register, as it is used within one single test unil (see 
[3J. [4J, \1J, [13], 114], and others). 
To reduce !he time required for Ihe global test one tries 10 pro-
cess as many lest units in parallel 8S possible. The problem of 
test scheduling is to organiu the execution of aU the single lest 
unils so that the available resources are optimally utilized. 
Scheduling algorithms are presented in e.g. PI. In order to 
obtain a completely self-lestable circuit, Ihe test schedule mUSI 
be implemented by 8 test control unit. It is a common practice to 
read out Ihe COntemS of the STRs and evaluate the signature, 
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every time the tesl of a lest unit has been compleled. This 
usually implies thai all SlRs must be integrated inlO. scan path. 
In addition, the wk of the lest control unit becomes quite 
compleJ[. 
In this paper we discuss some conditions for the tesl registen 
and the tesl schedule, which allow the contents of the STRs 10 
be read out just once, when the elobal test is completed. Fur-
thennor'e, it is shown that only the signatures in a subset of all 
SlRs have to be evaJualed, in order to get sufficient fault cover-
age and a low fault masking probability. This yields important 
advantages: 
• Shaner scan path (only a SUbsel of the SCI of SlRs is 
integraled into the scan path) 
• Fewer signatures to evaluate 
• Simple test control 
All ~ points contribute to a significant ~uction of the addi-
tionalliardw~ needed for a built-in self-test 
To achieve these results, we analyse the effects that a faulry sig-
n.a.ture, occuring at some time during the test, can have in the 
further coune of the lest execution. In particular, we investigate 
how faulty signalures are propagated through a circuit. We pre-
sent a method for computing the probabilities of faulry signa-
tures in the SlRs in these situations. We assume that each lest 
unit is processed exactly once (without interruption). Then each 
STR is used as an MISR just once in the test schedule. This 
restriction eases clarity of presentation and the extension 10 the 
general. case is straightforward. 
In section 2, we analyse what effects a faulry signature can lIave 
during test execution. Section 3 establishes a fonnalitation of 
the problcm by means of a system of boolean equations. 1bere 
is a unique solution for this system of equations and a method 
(or computing the probabilities of faulry signarures is presented 
in section 4. Section S e;>;tends these ideas to the computation of 
fault coverage and the selection of a minimal set of STRs whose 
signatures have 10 be evaluated. Seclion 6 dcmonstratcs the 
method with an example and some simulation results that con-
fum the computed values. In section 7, some extensions of the 
presented method and subjects of funher research are briefly 
discussed. 1lIe paper concludes with a sununary in section 8. 
2. PROPAGATION OF FAULTY SIGNATURES 
Generally an LF5R with primitive feedback polynomial is used 
as signature r~gistcr. Wilh increasing tCSt length the aliasing 
probabiliry asymptotically converges 10 the value 2·t , where k 
is the length of the LF5R that is used as signature register (14]. 
The authors of tllat paper assume that consecutive bit errors 
(differences from the fault-free case) at the inputs of the signa-
ture regisler are statistically independent. However, depend-
eDCeS may exist between the bit errors, simulwaeously occuring 
at different inputs of the signature register. This result is valid 
not only for LFSRs, but also for cellular automata with linear 
Stale transition functions. 
If a fault is detectable by the generated pattern sequences, in at 
least one test unit a bit error will occur at the inputs of the signa-
ture registCf. Without aliasing, a faulry signalure will be p~ 
duced in this signature register. Let us assume that this STR is 
not initialized again. If the STR with incorrect contents is used 
in one of the following tCSt units to generate a test pattern 
sequence, this sequence will oot be the same as the sequence 
produced with the correc t starting value. In this case the 5TH 
will retain a faulty signature and with a high probabiliry (see 
section 4) the new pattern sequence will cause a faulry signature 
in the signature register of the second test unit, 100. In this way 
faulty signatures may propagate through the circuit. 
Figure 2 iIlustnl1es this with an eumple. The rornbinational 
logic block a..B I is tested rl1"St. then 0.82. The combinational 
logic block 0.81 contains a fault. SI. 52, 53, and 54 an:: stif-
test registers, Provided that error masking does not occur, 
a faulty signature will be in SI after processing the rml test unit 
(test of CLBJ), and after the second test unit (test of CLB2, 
using SI and 54 as leSt pattcm genenucn) a faulry signature will 
be in S2, 100, although there is no fault in CLB2. 
fault 
.Ei.J.u.cc..l;. Propagation offaulty signatures 
faulty signature 
I 
I 
I 
I 
t 
faulry signature 
A faulty signature thaI occurs during leS!: execution may cause 
funner faulty signatures, even in pans of the c~uit that are 
fault·free. Faulty signatures can propagate only in the direction 
of the dala flow. Funhennore, the propagation depends on the 
test schedule that specifies the success.ion of the test units when 
the test is executed. 
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111 the IIIbscqueN sections we lNoke the foUowinj; USUInptiorIs: 
I} All STRJ are initialized COfTCCLly before tcst CJlC(:lItion 
be,ins. (The ulenslon to the ,enera! eue is 
strai.plforwanl.) 
b) When III STR is openlin, in $.Iptwe lIIa1ysiS mode iu 
ClOI'II!:rllS ~ DOC used U the lime lime u Ie$t paDaIll. 
(") When an 5TR is opentinl in pallm\ ,enerarion mode ill 
fIancOon is no! affected by Uw. tncouant: daa. teqDenCe. 
d) No (.ully 1i&nalUre is Io5t by clock in, the STR in normaJ 
tnOdc: (syStem mode) or by Iniliali.linl it at an inlppropriate 
time. (The ClIlCllsion IllIhe ~ c:asc is sD'llightfcrward.) 
e) Evuy STR is ICheduled onIyonce forsicrwure anaIyds. 
The condiliOlU b) and e) eMIIr'C W,I the I_rated ~rtems do 
IlOl depcod on !he circuil (Llnerion and are pseuda-randoln or 
1*\Ido..u.lwas1ivc. 
AI\er!be p-ocessin, oil test unil an STR is in one dtwodiffcr-
~ .... 
SWc:"O": 'The COfIICnU of the STR com:spond 10 tha! of the 
faull-free case. 
5t1te -I": 'The COfItents of Ihe 5TR differ from thai of the 
flull-free case, i.e. the 5TR OOIlWrul faulty sipa-
.=. 
The lUte of an 5TR openlinl in TP(j· mode will relNlin 
unchanJCd.. A ~lIfahc slartin, "a1ue: will always lead 10 
I com:cl/fal$C f1llll ¥alue: (Ia$l pancm of the &cnua&ed parten! 
Jllquence). This is IJ\Ie for all self-lest recislerS based on LFSa, 
and edllllu lutomata wilh linear SlIle uansilion funttionJ. 
Howe\lCl", when an STR is opc:fl.lin, as a siplllre register, ilS 
1Ut.c: may chance: if the processed Ielit unil conllins I detcctable: 
faull or at leaS! one of the in"oI-.ed paltern lenc:nting STRs has 
JOC an il'lCOrrCCl Stanina value and COrIscqucntly producel a dif-
ferent patteJn sequencc. Due 10 conditions d) and c), the IlIlt of 
thc 5TR doQ not chan,c Iny more afterwards.. Thus the prob-
ability for error multinl is the same if the Iipullre is read 
immediatcly a(1c:r the slJllli11lJ'C "'IIYlis phase and If'ter the 
ccxnpklion of the ,1obaI1tSl. rupecti.¥dy. 
J. MODELING AND FORMA L REPRESENTATION 
II1lhis seclion lhe genCl'1Ilion and proplption or faulty sip-
tures (i~ STR-eonlcnIS) durin, Dest CMCUtion is modc:lc:d 
by meanl ofa graph. 'Then I method is presented for aenentin, 
I 5yJlcm of bookan c:qUltionSIO describe the condilions for !he 
occurrence of faulty si,lIa'ures. We are usinalhe followina 
........... 
Test units: U J, Ul .... , LI.,. 
Setf-«:StreJisten(S1lU) : 51.52 ..... 5., n :t m 
u;np ohell·tcSl register Si: ki 
SeIf'1I:u TeJiuen. used ill tell unit \Ii: 
TP(J(uJ) - ( 5, I S, is uscG (or ICJI j)ItICm 
JCIIC!'Ilk:a in lQIurUl iii I, 
5i II used for sipnrc:...aJysis in ICSltuUl II;. 
(Primary Inputs and primary OOtpUlI are: Ire..d in the: __ way 
u S11U.) 
3.1 Grl pll nprtKnta liOft 
For IlIClf-leu confil'll'1lDon which ",lisflCs the conditions I) 10 
e). I JTlph can be: COMtt\ICICd for modelin, the: JCflCfltioI'I and 
propapdon of flully siJlllitures.lf tbe foUowinl infonnarion5 
are: p\ltllo: 
• 0n:uiI5INt1\lre (lOCI., buill·in STRs) 
• Test ICboduic IS I ardcred tel d 11:$1 uniu 
(UI, Ul, _., .... ) 
• l.ocation oil "-"&It or mulupk flUll F in the circuit. I'qft-
Knled as a SCI of ICSI units 
Up _ ( IIi ' F is 1ocItc:d in teSt unil UI ) 
'The paths of the: sl,na/we ,rap" a. (V. E) ID3dc:I how faulty 
a,nllurel caused by thc flult Fein propapte 10 othu 5TRs 
while thc teSI uniu are processed. The Jt1IPh eonllins nodes 
vP~ _ V ~scntinalhc.flulIFinteSl unitlliand~ \ljtiV. 
~prQtDtin, STRs 5i. m.t can JCl inc:om:ct COIltenu. STRs IbaI 
ClI\ IItVCT let incorrect conlents durin, tnt CllC(:uuon do not 
appear in the 5ipture pph. 1f the fault F is IocUed in IC$I unil 
iii and thus may Cluse STR 5i 10 ce:t incom:a contenu. the (;IfW. 
rc:spondin, nodes of !he pph an: 00I1lteCtc:d by a directed edce: 
("F;. "Il- E. Similarly if an STR 51 is optl'1ltin, in TPO-modc: 
with an incom:ct starting nLuc and thus can cause another STR 
SJ 10 ,CI incorrcct eontents. thc cOtTtspondin, I'IOdeJ are 
connc:ctc:d by a dirc:acd edee ("I, ".i> e E. 
The sipat\ll't Jftphaisformallyde5cribc:dby: 
V·I..,,;luiEUFI 
U ("i l U;eUF v3,{",cV" S •• TPG(U j)J) 
E. (vpj."ul UitiUf I 
U {(" ..... JI YtEV " 5 •• TPO(uu l 
We clarify this dcfinition by usina the mlni.l multiplication cit· 
cuil of fiaW1i ) &5 an CXQmple [5). 'The cireuit contains combina-
tional 10(1(" blocks (CLS), pipc:line-strvClW'td sequentililocic 
blocks. and 5Clf·tw Ttlistcrs (5i) . 
primary inputs 
prinw:y outputs 
filJlli Circuil for maw multiplication with built-in self-
lesll'tgiStClS S, 
T", 
"""'" 
signarure starting termUwin& 
wti. gcneraling register 
""" """ register{s) 
"' 
54.5s S. 0 
" 
" 
5, 5, 0 
" 
" 
5, 5, 0 
" 
... 56 s. 
" " 
" 
5\ . 52 5, 
" " 
.IiIIk...l.; Te$I units for the multipUcation circuil offigun: 3 
( 1\ : terminalion of test units UJ, U2. ul 
12: termination oflesl units~. us) 
1be globti test is composed of the test units listed in table l. 
First, lest units UJ, Ul . and U3 are processed, then ~R unilS U4 
and uS. 'The faul! F marked in figure] is located in the SCI of test 
units UF - lui. U2. u31. 
TIle circuit structure of figure 3. the test schedule oflllble I. and 
the marked fault F. lead to a signarure graph IS shown in fig. 
ure 4. 
V F•1 
"" "" 
"· v", i ", 
", 
~ Signature graph G fOf the multiplication circuit or 
fig","" 
1lIe signature graph can be automatically constructed by the 
algorithm of appendix A. This algorithm guarantees that the 
signature gnph does nOi contain any cycles. 
3_2 System of boolean equations 
Each node Vi of the gnph G cOlTe5ponds to a test unit Ui whose 
processing can result in a faulty signllure in 5TR 5" To de-
scribe the conditions for the generation and propagation of raulty 
signatures we use the following boolean variables with values 
o (false) and I (true): 
5TR 5i (used in test unit Ui IS signature register) con-
tains I faulty signature &flU the processing of teR unit 
Ui. 
tIp,i : 1'lle (Iult F is located in tCst unit Ui and can be observed 
at tile inputs o( signature repster 5j. when test unit ui is 
processed. 
eo : Provided lhll there were bit errors It the inputs of 
SignalUJ'e register 5i. \hen signature register 5i contains 
a (Iully signa ture arler the processing of test unit Uj . 
(q models lliasing.) 
Foreach node VI orille graph G we SCI up one equation 
bi " ( V bj v bF',i) "ei 
j E M-m:;(vJ 
bi" { V bj)"Ci if Vf'oit!V 
j. MrJrc(vo) 
where MTPO (Vi) '" {g I (v,_ v;) E E ) 
(1 ) 
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'The eq~ cbaneteriXd the 5inaation inleSl: Wlil Uj. IC at least 
one of !he paacm. ~s STRs suns with inccm:a ccntenu 
e.lhe fault F is detccUblc: in this lea unit. then bit erron; occur 
at the inputl 01 Sllt S, and this STR may ,et inc:om:ct ccntems. 
.. . COMPUTING THE PROBABILITIES OF 
FAULTY SIGNATURES 
To detennine the probability tN.t 1 faull F causes I faulty siglla-
ture in a STR S, durin, the the global test, we have to compute 
the probability that the bootean variable bj ill the system of 
boolean eqUltionS cetl the value I. We assume that the test 
lencth fOl' eu:h teSt ullit is IorIC enough for the ttansient pan of 
the a\ia$inS p!OI»bility to die down so thll the steady $we value 
012'" fe. the aliasin& probability is sufficiently eltlCt (14]. The 
calculations of f7I and the simul.tion results of 113] and (14) 
show that the ali.sing probability converges fast to its steady 
swe when. LFSR with primitive feedback poIynomia! i5 used. 
111 CCnenl this coodition holds u the test lengths increase with 
!he R:Ciprocal 01 the lowest detcetion probabilities {(11j, (11)). 
The 1)'$1em 01 boolean equatioros is nnsformed inlO a system of 
ai1hmetic equations by u$inc the foUowin& SUbstiruDonS: 
Boolean OOrlSlInt bt: J ~ PF J - P{bf: ; - 1): 
probabilil)' or <k\o;<."tinl!he rault F 
al the inputs of ,ignllun regi~ 
Sj, while te51 Ullit Ui is processed 
(e.g. e51imated by PROTEST 
l iS]) 
~ P(Ci- 1) _ I .2·ti 
.... PI - P(b;-I): 
probability of. faulty signature in 
sn Si, alter teSt unit Ui has beell pro,,,"" 
In [10/1 method fOl" en:atin, the system ol arithmetic eqUitionS 
wu proposed and in [I] an operator @ was introduced as an 
abbreviation. The opcrIlOr • takes into accoum the dependences 
amoncevenl$.. 
Using these n~tions, the boo~an optI"ItOl"S ate also substi· 
""" 
.... b\ ~ I ·Pi 
ba .... b;: -+ p,.Pi 
bavb;: -+ 1 -( I-p'>.(I-pj) 
Let be MT1'O (Yi):- {II (v" Vi) E E} .. {II, t2, ... , &rl . 
Then the arithmetic equltions corTespondinl to the boolean 
equations (I) are 
~2e.2 
... 
Pi - (I - (I· P't) • .•. • (I - p'). (I • PF,V) 
® (I.r") 
"'" 
Pi· (I·(l - PaI)& · ... (I-P .. JJ 
.O_2·ki ) 
(2) 
if Yf".iEV 
ifVF;~V 
The solution of this syStem of arithmetic equations elm now be 
determined by a procedure for computing sign.al probabilities as 
described in e.g. [10), /ISI, (II. Sill(:e the sisn4ture graph does 
not contain any cycles, and the signa! probabilities or all inputs 
are known, eKh variable Cln be expressed as a sum ofprodUCl$ 
oontaining only known quantities. 50 Ihe solution is unique. 
The procedure described in apPendix B gives an exact solution. 
It is well-known that an exact computation olthis lcind is an NP· 
hard problem. But test planninl and scheduling aim 1\ 
a modc~te number of 5llU. The number of teSt units and Ihe 
number of reconvcrgent fanout seems in G ate rnodcn.tc, 100. 
Hence the size of the problem is quite small, and an CUCI c0m-
putation is feasible. 
S . SELECTING AN OPTIMAL SET OF 
SIGNATUR£S 
'n sections 3 and 4 a method wu shown for computin& the 
probability that I sincle fault F leads to a faulty signature in a 
specifIC STR. ln order to detenninc the probability thlt I single 
flllil leads \0 al leasl one flully siJ.llarure in a set S of S'llts, 
a ne .... equation 
~ doMcIood - ( V bj) 
". 
where A - {SIS .. S" vaEV) 
(3) 
is added to the system of boolean equations, and the probability 
Pp ok ... ..., - P(bF deLKLed " I ) is computed usinl the pr0ce-
dure of appendix B. 
Fault cove~ge can be defined as the ave~ge probability for 
dcteclinC a fault (9). Usually C1TOI" mawn, is ignored when the 
flult coverage of. self·test procedure is computed. In order to 
determine the fault cove~&e with respect to error masking, the 
probabilities PF_ for all faults of the circuit are needed. All 
flullS located in the same leSt unit(s) kad to the same graph G 
and the lime system of equations. Thus it is sufficient to solve 
the equatiotajllsc once. with symbolic values PF; and !hen insert 
!he lCIUal values 0( PF; into this solution for all these. faults. 
Finally we have 10 choo5e the set of STRs who5e contents 
(signal1Jl"t$) are IQd OUI.I the end of the c1oba1lCsc. or ~ 
evaluatins all the sisn1rures yields maximum f.ult covcnge, but 
many signatures can be omined witham I 5ignificant ~ on 
the flult covcnge. Vling the melhod ~nted lbove il is pos-
sible 10 selecl a minimal se t of STRs. such that r.he flult 
coverage docs not drop below I given value.. Certainly r.his set 
must include the STRs whose signatures cannot propagate to 
other STRs. Then the STRs thll are IOO5t affected by mol'" 
masIri!I! are added 10 the sct. until the resulting flUlt CX/YCI1IF is 
sufficient. All other STRI cln be implemented wir.h less 
hardware because they do not have to be fCldablc. The ICSt 
oonlrol unit becomes simpler and also needs less hardwll'C. 
since the numbel' of signltures to evaluate is reduced. 1be next 
section will dcmonstnlte thesc bcnefilS. 
fi. RESULTS 
The analysis of CI'J'Or masking probabilities wiD be demonsnted 
using the example of figure 3. Acc:onIinglO scctioo 3.2 we get 
the following $)'$Cern of boolean eql.lllions; 
(i) bt .. IIF,! A CI 
(ii) b:2 - bF.2 A C2 
(ill) b) .. bF.3 A C} 
(iv) bs" (b l V b:2) A cs 
With the probabilities of faulty signatures 
p(cl'"l) .. p(cS-I) .. 1 - 2·!6 .. 0.999985 
P(Cl-I) - P(C)- i} - 1.2.8 - 0.9%094 
I sysaem of arithmetic equations is obtained (see section 4) 
(i) PI " PF.I ® 0.999985 
(Ii) P2 - Pf.2. 0.996094 
(ill) P3 " PF.3 ® 0.996094 
(iv) PS " (PI'" P2 - PI ® P2l ® 0.999985 
and the solution wi th symbol ic v,lues PF,I. PF.2. PFJ is 
PI .. 0 .999985 · PF,I 
P2 .. 0 .996094 · PF.2 
P) .. 0.996094 · PF.3 
PS .. 0 .999969 · PF.I 
... 0.996079 · PF.2 
- 0.996063 · PF.! . PF.2 
For PF.I - PF,2 " PF.3 " I we have 
PI .. 0.999985 
P2 - 0.9%094 
P) - 0.9%094 
PS .. 0.999985 
Using the additional equation (3). we can oompute the p-obabiJi. 
ties for a faulty signature in It lcast one STR of I set of STRs. 
In table 2 these values are compared wilh results offanll simula-
tion for the same circuit. In cach of the independent simulation 
runs, complele exccution of the pobal test was simullted 
includina all lest units. AfteJ' each run It wu checked, which 
S1'Rs contained faulty signatures. 
'There is no signifICant differencc betwcea the ~ulcd 
values and the lICCUIIly obuined &cquency. For sevcnl otbc:rcir-
cuits. espcc:ially wir.h compliclted rcconvergmt paths in the 
graph G. the computed probabilities for (,ulty signanuel WC~ 
also validated by simulltion. 
'" of mquency computed probability 
sclf-ICSI regiscen orfaulty signal\lleS of flulty signatures 
S, 0.999984 0 .999985 
S, 0 .996106 0.996094 
S, 0 .996074 0 .996094 
S. 0 0 
S, 0 .999985 0.999985 
S, 0 0 
S3. S" 1.000000 0.""" 
S .. S2. S3. Ss 1.000000 0.""" 
Iabk.1.; Frequency (107 simulltion Nns) and probabilities of 
faulty signatures 
ibc results for the multiplication circuit UIOW 50IIIC I'CUIIlbbk 
points. A1thougb the flUl1 F is not located in ICSI unit us. error 
maskinl in STR S" i5 almoit the same u crror mu.ting in SI . 
As I consequence one has the choice 10 either eva.lUIlC the signa-
ru~ ofSI 01' S". When all potential flult IocltionS in the multi-
plication circuit arc examined in the same way as above (using 
the same test schedule). it can be shown that il is suffICient to 
evalulte the signatures in S3. S4. and Ss It the end of the global 
teSl. The dccrcasc of the eJlpccted fault oovcnge due to ignoring 
the si8natures in SI and S2 is less than J()'S. Tlble 2 confmns 
chis ror the flult F by simulation. 
In r.hil case STRs SI and S2 can be implemented wir.h less 
hardware, bcclllSC they do not havc 10 be readable. The routing 
area required for the scan path is also reduced, since only S}. 
s.. Ss (and perhaps S6l hive 10 be intepWd into thc scan path. 
With ~spcct to the lest conlrol unil we hive benefits. too. 
Firstly. the contents of the STRs arc read only once at the end of 
the globallCSt. Secondly. only the contentS of I subset of all 
STRs are read. And thirdly. fewa reference values for the eval· 
uation of the resulting signatures are needod. 
In (61 a microprogrammed contrOl unit Is proposed. The parts or 
this control unit that require moSI silicon area are the mic:nx:odc 
ROM and the: COfUWII dati ROM. UsinS OW" method 10 simplify 
-,.~ 54. 
the wk of the ItS! conlrol unit, we can reduce the length of the 
microcode from 11 10 9 WOfds, and the number of WOfds in the 
conlWlt dati ROM from 1 10 1 wonis .. AltOiether we can 
implement a built-in self-lest with substantially Ie .. !r;SI hard-
~. 
'The cin:uit of fl&ure , is It more difficult ptObkm for Ihe 
lIIIlysis of c:rmr maslr::in&, since il oonllins nested cycles and 
rt:eonvera:ent paths. All STRs U'e 16 bil registers. Titbit: 1 lists 
!he leSt units, and figure 6 UIowti the signatu re gnph for the 
flult F. 
primary inPUI$ 
II j , SJ SI] 
.... U II Q.B .I I a.s I I Q.B.J 
S [J P 
<LB I <LB 
II 
I I a.a ¥' faUItF <LB 
I 
Q.B 
<=-'1 
54 57 
. 1 + Q.B I Q.B 
.... 
.1.1: 
SJO 
, 
~ Circuit with built-in self-rest registen 5j 
Again, if III potenlial fault locations are considered, il is sum-
cic:nllO ev.luate ooly the signa tures in a small $LIbsct of 5TRs, 
namely in 58, 510. and 5 II. 'The length of lhe microcode for the 
eontroluni t is reduced from 29 10 11 words, and the number of 
words in the constanl dala ROM from 9 10 , wonls. 
_ .. ,
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T~ ,..,.., signature PlrtinJ ........... 
",J< ,enerarin, n:giSla .... ..... 
re is er(s) 
" 
S" S, 0 
" 
" 
S" S, 0 
" 
" " 
S, 0 
" ... S, S. 
" " 
" 
S, S, 
" • 
" 
5UI,513 S, 
" • 
" 
51,52,53 S, 
" • 
" 
S" s.. S, 
" " .. S ... S5 S, 
" " 
'" 
5),57 S" 
" " 
", S2, 56, S9 S" 
" " 
IIbk..J.;. TQI units for the cifellitof filUR: 5 
", 
", 
", 
"" 
~ 5iplltllre graph G for theci=lil offigure S and 
fault F 
1. EXTENSIONS AND .-URTJlER RESEARCH 
Lookin, back 111I1e condilioos a) 10 e) in sc:aion 2,!.he restric· 
tions b) and c) are essential for aU sel f· test stnlleJiti usin, 
pscudo-nndom or psel.ldo-exh.austive ptlllems. The oonditioos 
a) and d) Cln be dropped, if the 5i,nllUre graph is sli"'dy 
modified. 5Hu 11111 are not inililolized correctly are handlc:d like 
faults II the inputs and outputs of the combinational pans under 
leSt, respeaively.lnitialitin,ln STR II some time: during !r;SI 
eJlttulion means 111" Ihis STR is forced inlO the c:()In(:l SIII IC. 
This is modeled by deletin, al l ed,es in the sign"ure graph thai 
$lift from the node c:om:sponc1in,1O the initialized STR and IelId 
10 node$oom:sponding to STRs 1I1al U'e used u $iJllltllre ft:gis-
terS after mat time. 
Even condition e) can be dropped. STRs 1I1al are repuledly 
III:hcdulc:d for signatun: analysis are ft:presented in the signllW'C 
graph by one node for eac:h signalUft: analysis phase. These 
nodes are connected by edges. This maku the eqUlltionS (I). 
(2), and (3) more complu. But the procedure of appendix B 
still gives a unique solution. 
In this paper we used the steady state aliasing probabilitiu. 
These are very good estimates for the random and (pseudo-) 
exhaustive case. But deterministic teSI lengths are shoner and 
then the aliasing probabilities can differ from the steady state. 
For this reason our approach is not generally applicable 10 
dctenninislic test strategies. The situation when the steady state 
is no( rc.chcd is a subject of further research. Another inter-
esting point not considered so far. is the influence of correlated 
consecutive bil errors, as they are caused by faulty stqucntial 
circuits. 
On the other hand, the presented method gives a new optimiza-
tion objective f(ll' test S(:heduling. The tesl S(:hedule should 
minimize the number of signalureS which must beevahwed. An 
obvious heuristic for this goal is a schedule, .... here the order of 
!he leSt units iii com:sponds 10 the dill flow. An exact formula-
tioa and solution for this problem is currently under research. 
8. CONCLUSIONS 
1lle effects offaullY signatl.lfCs oc:curing al some time during IC$I 
execution have been analysed. The generation and the propaga-
tion offauhy signatures have been modeled by means of a graph 
and a system of equations. To detennine the probabililY dUll 
a faull leads 10 at least one faulty signature in a set of STRs, 
a method has been presented that gives an elllct solution. This 
is the basic instrument to compute the fault coverage .... ilh 
respt<:1 to the global tesl and also 10 dctennine a minimal sel of 
STR, whose signall.lres have to be evaluated after the 
completion of the global tesl. The presented method has been 
demonstrated with an example and validated by simulation. 
The benefits of thb approach are threefold: fewer signalUTes 
have 10 be evaluated. the number of self·test registers 10 be iRlC:-
grated into the scan path is smaller. and the lest control unil is 
simpJiflCd. In consequence the amounl of hardware required for 
a buill-in sc1f-test is subs\aJ1tiaily reduced. 
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Appendix A: Algorilhm to conslruct Ihe signalure 
graph of section 3_1 
Vc:'2}, 
E",0; 
for i _ I , 2, ... , m 
end. 
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~ if a faulty signature may result -, 
if (UieUF v 3g[vgEV 1\ SgETPG{Ui»)) 
"' ... 
~ add new nodc (signatun'; register) -, 
V= V U {Vi}; 
i( (UjeUF) 
~gin 
J- add new node ((ault) -, 
V =V U {VF,i}: 
,- add edge from (ault node-' 
E '" E u {(Vf',i, vJ) 
,"" 
(orall v,e{vhJVbeV A ShETPG(u;)} 
,. add edges from Olhcr nodes (TPGs) -, 
E .. E V {(va' Vi)} 
Appendix B: Procedure to compute tbe probabilities 
of faully sia:natures (see sedion 4) 
I) Detennine the set of all reconvergent fanout stems in the 
signature graph G: 
MR - (i J Vi is a reconvergenl fanout stcm in GJ . 
2) Order the equations of the system with respect 10 increas-
ing indices i of the variables Pi on the left side ofthc equa-
tions. (Ibis is the chronological order of the correspond-
ing test units in the test schedule and also agrees with 
traversing the graph G from the TOOlS to lhe leaves.) 
3) Process all the equations in lhis order one by one: 
Let OJ be the next equation. In the order o( decreasing 
indices i substitute all variables Pi with ill! MR on the right 
side of Qj by the right side of the equation (or Pj. Afler 
each substitution step: 
• 
• 
• 
Execute multiplication operations and use distribu-
tivity until the right side of tnc equation consists 
only of a sum of products (including 0) 
collect constant values 
reduce Pi ® Pi = Pi as far as possible using associa-
tivity 
4) Process all the equations in reversed order (beginning with 
the last equation) and step by step substitute all variables 
Pi with ie MR. The substitutions are done in the same way 
as in 3). 
